## FEATURES

Single and Dual 2-to-1 Also Available (AD8180 and AD8182)
Fully Buffered Inputs and Outputs
Fast Channel Switching: 10 ns
High Speed
$>700 \mathrm{MHz}$ Bandwidth (-3 dB)
> 750 V/ $\mu$ s Slew Rate
Fast Settling Time of 15 ns to 0.1\%
Excellent Video Specifications ( $\mathrm{R}_{\mathrm{L}}>\mathbf{2 k \Omega}$ )
Gain Flatness of $\mathbf{0 . 1} \mathbf{d B}$ of 75 MHz
$0.01 \%$ Differential Gain Error, $\mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega$
$0.01^{\circ}$ Differential Phase Error, $\mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega$
Low Power: 4.4 mA
Low Glitch: < 25 mV
Low All-Hostile Crosstalk of -95 dB @ 5 MHz
High "OFF" Isolation of -115 dB @ 5 MHz
Low Cost
Fast Output Disable Feature for Connecting Multiple Devices

## APPLICATIONS

Pin Compatible with HA4314* and GX4314*
Video Switchers and Routers
Pixel Switching for "Picture-In-Picture"
Switching in LCD and Plasma Displays

## PRODUCT DESCRIPTION

The AD 8184 is a high speed 4-to-1 multiplexer. It offers -3 dB signal bandwidth of 700 M Hz along with a slew rate of $750 \mathrm{~V} / \mu \mathrm{s}$. With 95 dB of crosstalk and 115 dB isolation, it is useful in many high speed applications. The differential gain and differential phase error of $0.01 \%$ and $0.01^{\circ}$, along with 0.1 dB flatness of 75 M Hz , make AD 8184 ideal for professional video multiplexing. It offers 10 ns switching time, making it an excellent choice for pixel switching (picture-in-picture) while consuming less than 4.5 mA on $\pm 5 \mathrm{~V}$ supply voltage.
T he AD 8184 offers a high speed disable feature allowing the output to be put into a high impedance state. This allows multiple outputs to be connected together for cascading stages while the "OFF" channels do not load the output bus. It operates on voltage supplies of $\pm 5 \mathrm{~V}$ and is offered in 14-lead PDIP and SOIC packages.
*All trademarks are the property of their respective holders.

FUNCTIONAL BLOCK DIAGRAM


Table I. Truth Table

| ENABLE | A1 | AO | OUTPUT |
| :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | IN 0 |
| 0 | 0 | 1 | IN 1 |
| 0 | 1 | 0 | IN 2 |
| 0 | 1 | 1 | IN 3 |
| 1 | X | X | High Z |



Figure 1. Small Signal Frequency Response

REV. 0

[^0]| Parameter | Conditions | Min | $\begin{aligned} & \text { D8184 } \\ & \text { Тур } \\ & \hline \end{aligned}$ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| SWITCHING CHARACTERISTICS <br> Channel Switching Time ${ }^{1}$ <br> 50\% L ogic to 10\% Output Settling <br> 50\% L ogic to 90\% Output Settling <br> 50\% Logic to 99.9\% Output Settling <br> ENABLE to C hannel ON Time ${ }^{2}$ <br> 50\% Logic to $90 \%$ Output Settling <br> ENABLE to C hannel OFF Time ${ }^{2}$ <br> 50\% Logic to $90 \%$ Output Settling <br> C hannel Switching T ransient (Glitch) ${ }^{3}$ | Channel-to-C hannel $\mathrm{IN} 0=+1 \mathrm{~V}, \mathrm{IN} 1=-1 \mathrm{~V}$ <br> $\mathrm{A} 0, \mathrm{Al}=0$ or 1 <br> IN $0=+1 \mathrm{~V},-1 \mathrm{~V}$ or $\mathrm{IN} 1=-1 \mathrm{~V},+1 \mathrm{~V}$ <br> $\mathrm{A} 0, \mathrm{Al}=0$ or 1 <br> $\mathrm{IN} 1=+1 \mathrm{~V},-1 \mathrm{~V}$ or $\mathrm{IN} 1=-1 \mathrm{~V},+1 \mathrm{~V}$ <br> All Inputs Are G rounded |  | $\begin{aligned} & 5 \\ & 10 \\ & 15 \\ & 12 \\ & \\ & \hline 22 \\ & \pm 25 \\ & \hline \end{aligned}$ |  | ns <br> ns <br> ns <br> ns <br> ns <br> mV |
| DIGITAL INPUTS <br> Logic "1" Voltage <br> Logic "0" V oltage <br> L ogic "1" Input C urrent <br> Logic "0" Input C urrent | A0, A1 and ENABLE Inputs A0, A1 and ENABLE Inputs A0, A1, $\overline{\text { ENABLE }}=+4 \mathrm{~V}$ A0, A1, $\overline{\text { ENABLE }}=+0.4 \mathrm{~V}$ | 2.0 | $\begin{aligned} & 10 \\ & 2 \end{aligned}$ | $\begin{aligned} & 0.8 \\ & 200 \\ & 3 \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \\ & \mathrm{nA} \\ & \mu \mathrm{~A} \end{aligned}$ |
| DYNAMIC PERFORMANCE <br> -3 dB Bandwidth (Small Signal) ${ }^{4}$ <br> AD 8184AR <br> -3 dB Bandwidth (Large Signal) <br> AD 8184AR <br> 0.1 dB Bandwidth ${ }^{4,5}$ <br> AD 8184AR <br> Slew Rate <br> Settling Time to $0.1 \%$ | $\begin{aligned} & V_{\text {IN }}=50 \mathrm{mV} \mathrm{rms}, R_{\mathrm{L}}=5 \mathrm{k} \Omega \\ & \mathrm{~V}_{\text {IN }}=1 \mathrm{Vrms}, \mathrm{R}_{\mathrm{L}}=5 \mathrm{k} \Omega \\ & \mathrm{~V}_{\text {IN }}=50 \mathrm{mV} \mathrm{rms}, \mathrm{R}_{\mathrm{L}}=5 \mathrm{k} \Omega \\ & 2 \mathrm{~V} \text { Step } \\ & 2 \mathrm{~V} \text { Step } \end{aligned}$ | $\begin{aligned} & 550 \\ & 105 \\ & 60 \\ & 600 \end{aligned}$ | $\begin{aligned} & 700 \\ & 135 \\ & 75 \\ & 750 \\ & 15 \end{aligned}$ |  | M Hz <br> M Hz <br> MHz <br> $\mathrm{V} / \mu \mathrm{S}$ <br> ns |
| DISTORTION /N OISE PERFORM ANCE  <br> Differential G ain  <br> Differential Phase  <br> All H ostile Crosstalk ${ }^{6}$ AD 8184AR <br> OFF Isolation  <br> Voltage N oise AD 8184AR <br> T otal H armonic Distortion  | $\begin{aligned} & f=3.58 \mathrm{MHz}, R_{L}=2 \mathrm{k} \Omega \\ & R_{L}=10 \mathrm{k} \Omega \\ & f=3.58 \mathrm{MHz}, R_{L}=2 \mathrm{k} \Omega \\ & R_{L}=10 \mathrm{k} \Omega \\ & f=5 \mathrm{MHz} \quad \\ & f=30 \mathrm{MHz} \\ & f=5 \mathrm{MHz}, R_{L}=30 \Omega \\ & f=30 \mathrm{M} \mathrm{~Hz} \\ & f_{\mathrm{C}}=10 \mathrm{MHz}, V_{0}=2 \mathrm{Vp}-\mathrm{p}, \mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega \\ & \hline \end{aligned}$ |  | $\begin{aligned} & 0.2 \\ & 0.01 \\ & 0.2 \\ & 0.01 \\ & -95 \\ & -78 \\ & -115 \\ & 4.5 \\ & -74 \end{aligned}$ | $\begin{aligned} & 0.02 \\ & 0.02 \end{aligned}$ | \% <br> \% <br> D egrees <br> D egrees <br> dB <br> dB <br> dB <br> $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ <br> dBC |
| DC/TRANSFER CHARACTERISTICS <br> Voltage Gain ${ }^{8}$ <br> Input Offset Voltage <br> Input Offset Voltage D rift Input Offset Voltage M atching Input Bias C urrent <br> Input Bias Current D rift | $\mathrm{V}_{\mathrm{IN}}= \pm 1 \mathrm{~V}$ <br> $\mathrm{T}_{\text {min }}$ to $\mathrm{T}_{\text {MAX }}$ <br> Channel-to-C hannel <br> $\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$ |  | $\begin{aligned} & 0.982 \\ & 2 \\ & 5 \\ & 0.6 \\ & 2.5 \\ & 5 \\ & \hline \end{aligned}$ | $\begin{aligned} & 8 \\ & 15 \\ & \\ & 3 \\ & 7.5 \\ & 9.5 \end{aligned}$ | V/N <br> mV <br> mV <br> $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ <br> mV <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ <br> $n A /{ }^{\circ} \mathrm{C}$ |
| INPUT CHARACTERISTICS <br> Input Resistance <br> Input C apacitance <br> Input Voltage Range | C hannel Enabled (R Package) <br> C hannel Disabled (R Package) | 1.0 | $\begin{aligned} & 2.4 \\ & 1.6 \\ & 1.6 \\ & \pm 3.3 \end{aligned}$ |  | $\mathrm{M} \Omega$ <br> pF <br> pF <br> V |
| OUTPUT CHARACTERISTICS Output Voltage Swing Short C ircuit Current Output Resistance <br> Output C apacitance | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}= \pm 4 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega^{9} \\ & \text { Enabled } \\ & \text { D isabled } \\ & \text { D isabled (R Package) } \end{aligned}$ | $\pm 3.15$ | $\begin{aligned} & \pm 3.2 \\ & 30 \\ & 28 \\ & 10 \\ & 3.2 \end{aligned}$ | 33 | V <br> mA <br> $\Omega$ <br> $M \Omega$ <br> pF |
| POWER SUPPLY <br> Operating Range <br> Power Supply Rejection Ratio +PSRR <br> -PSRR <br> Quiescent Current | ```+V -V =-4.5 V to -5.5 V, +V S = +5 V Enabled TMIN to TMAX D isabled TMIN to TMAX``` | $\begin{aligned} & \pm 4 \\ & 54 \\ & 51 \end{aligned}$ | 57 <br> 54 <br> 4.4 <br> 2.1 | $\begin{aligned} & \pm 6 \\ & \\ & 5.2 \\ & 5.7 \\ & 2.9 \\ & 2.9 \end{aligned}$ | V <br> dB <br> dB <br> mA <br> mA <br> mA <br> mA |
| OPERATING TEMPERATURE RANGE |  | -40 |  | +85 | ${ }^{\circ} \mathrm{C}$ |

NOTES
${ }^{1} \overline{\text { ENABLE }}$ pin is grounded. IN 0 and $\operatorname{IN} 2=+1 \mathrm{Vdc}, \operatorname{IN} 1$ and $I N 3=-1 \mathrm{Vdc}$. A0 is driven with a 0 V to +5 V pulse, A 1 is grounded. M easure transition time from $50 \%$ of the A 0 input value ( +2.5 V ) and $10 \%$ ( or $90 \%$ ) of the total output voltage transition from IN 0 channel voltage ( +1 V ) to $\mathrm{IN} 1(-1 \mathrm{~V}$ ), or vice versa. All inputs are measured in a similar manner using A0 and A 1 to select the channels.
${ }^{2} \overline{\text { ENABLE }}$ pin is driven with 0 V to +5 V pulse (with 3 ns edges). The state of the A 0 and A 1 pins determines which input is activated (refer to T able I). Set $\operatorname{IN} 0$ and IN $2=+1 \mathrm{~V}$ dc,
IN 1 and IN $3=-1 \mathrm{~V}$ dc, and measure transition time from $50 \%$ of ENABLE pulse ( +2.5 V ) to $90 \%$ of the total output voltage change. In Figure $4, \Delta t_{0 F F}$ is the disable time, $\Delta t_{0 N}$ is the enable time.
${ }^{3}$ All inputs are grounded. A 0 input is driven with 0 V to +5 V pulse, A 1 is grounded. The output is monitored. Speeding the edges of the A0 pulse increases the glitch magnitude due to coupling via the ground plane. Removing the A0 and A1 terminations will lower the glitch, as does increasing $\mathrm{R}_{\mathrm{L}}$.
${ }^{4} D$ ecreasing $R_{L}$ slightly lowers the bandwidth. Increasing $C_{L}$ significantly lowers the bandwidth (see $F$ igure 18),
${ }^{5} \mathrm{~A}$ resistor $\left(\mathrm{R}_{\mathrm{s}}\right)$ placed in series with the multiplexer inputs serves to optimize 0.1 dB flatness, but is not required (see Figure 19.)
${ }^{6}$ Select an input that is not being driven (i.e., A 0 and A 1 are logic $0, \mathrm{IN} 0$ is selected); drive all other inputs with $\mathrm{V}_{\mathrm{IN}}=0.707 \mathrm{~V}$ rms and monitor the output at $f=5$ and 30 M Hz . $R_{L}=2 \mathrm{k} \Omega$ (see Figure 12).
${ }^{7} \mathrm{M}$ ultiplexer is disabled (i.e., $\overline{\text { ENABLE }}=$ logic 1 ) and all inputs are driven simultaneously with $\mathrm{V}_{\mathrm{IN}}=0.446 \mathrm{Vrms}$. Output is monitored at $f=5$ and 30 MHz . $\mathrm{R}_{\mathrm{L}}=30 \Omega$ to simulate $R_{\text {ON }}$ of one enabled multiplexer within a system (see Figure 13). In this mode the output impedance is very high (typ $10 \mathrm{M} \Omega$ ), and the signal couples across the package; the load impedance determines the crosstalk.
${ }^{8}$ V oltage gain decreases for lower values of $R_{L}$. The resistive divider formed by the multiplexers enables output resistance ( $28 \Omega$ ) and $R_{L}$ causes a gain that increases as $R_{L}$. decreases (i.e., the voltage gain is approximately $0.97 \mathrm{~V} / \mathrm{V}\left[3 \%\right.$ gain error] for $R_{L}=1 \mathrm{k} \Omega$ )
${ }^{9}$ L arger values of $R_{L}$ provide wider output voltage swings, as well as better gain accuracy. See $N$ ote 8 .
Specifications subject to change without notice.

## ABSOLUTE MAXIMUM RATINGS ${ }^{\mathbf{1}}$

|  |
| :---: |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |

## ORDERING GUIDE

| Model | Temperature <br> Range | Package <br> Description | Package <br> Option |
| :--- | :--- | :--- | :--- |
| AD 8184AN | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 14-L ead Plastic DIP | $\mathrm{N}-14$ |
| AD 8184AR | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 14-Lead N arrow SOIC | R-14 |
| AD 8184AR-REEL | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | Reel 14-L ead SOIC <br> AD 8184-E B | Evaluation Board |
| R -14 |  |  |  |

## MAXIMUM POWER DISSIPATION

The maximum power that can be safely dissipated by the AD 8184 is limited by the associated rise in junction temperature. The maximum safe junction temperature for plastic encapsulated devices is determined by the glass transition temperature of the plastic, approximately $+150^{\circ} \mathrm{C}$. Exceeding this limit temporarily may cause a shift in parametric performance due to a change in the stresses exerted on the die by the package. Exceeding a junction temperature of $+175^{\circ} \mathrm{C}$ for an extended period can result in device failure.

While the AD 8184 is internally short circuit protected, this may not be sufficient to guarantee that the maximum junction temperature $\left(+150^{\circ} \mathrm{C}\right)$ is not exceeded under all conditions. To ensure proper operation, it is necessary to observe the maximum power derating curves shown in Figure 2.


Figure 2. Maximum Power Dissipation vs. Temperature

## CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the AD 8184 feature proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.

## AD8184- Typical Performance Curves



Figure 3 Channel Switching Characteristics


Figure 4. Enable and Disable Switching Characteristics


Figure 5. Channel Switching Transient (Glitch)


Figure 6. Small Signal Frequency Response


Figure 7. Gain Flatness vs. Frequency


Figure 8. Large Signal Frequency Response


Figure 9. Small Signal Transient Response


Figure 10. Large Signal Transient Response


Figure 11. Differential Gain and Phase Error


Figure 12. All-Hostile Crosstalk vs. Frequency


Figure 13. "OFF" Isolation vs. Frequency


Figure 14. Voltage Noise vs. Frequency


Figure 15. Harmonic Distortion vs. Frequency


Figure 16. Output \& Input Impedance vs. Frequency


Figure 17. Power Supply Rejection vs. Frequency


Figure 18. Frequency Response vs. Capacitive Load


Figure 19. Frequency Response vs. Input Series Resistance


Figure 20. Output Voltage vs. Input Voltage, $R_{L}=2 k \Omega$

## THEORY OF OPERATION

T he AD 8184 video multiplexer is designed for fast switching ( 10 ns ) and wide bandwidth ( $>700 \mathrm{M} \mathrm{Hz}$ ). T his performance is attained with low power dissipation ( 4.4 mA , enabled) through the use of proprietary circuit techniques and a dielectricallyisolated complementary bipolar process. This device has a fast disable function that allows the outputs of several muxes to be wired in parallel to form a larger mux with little degradation in switching time. The low disabled output capacitance ( 3.2 pF ) helps to preserve the system bandwidth in larger matrices. Unlike earlier CM OS switches, the switched open-loop buffer architecture of the AD 8184 provides a unidirectional signal path with minimal switching glitches and constant, low input capacitance. Since the input impedance of these muxes is nearly independent of the load impedance and the state of the mux, the frequency response of the ON channels in a large switch matrix is not affected by fanout.

Figure 21 shows a block diagram and simplified schematic of the AD 8184, which contains four switched buffers (S0-S3) that share a common output. The decoder logic translates TT Lcompatible logic inputs (A0, A 1 and $\overline{\text { ENABLE }}$ ) to internal, differential ECL levels for fast, low-glitch switching. The A0 (LSB) and A1 (M SB) control inputs constitute a two-bit binary word that determines which of the four buffers is enabled, unless the ENABLE input is HIGH, in which case all buffers are disabled and the output is switched to a high impedance state.
Each open-loop buffer is implemented as a complementary emitter follower that provides high input impedance, symmetric slew rate and load drive, and high output-to-input isolation due to its $\beta^{2}$ current gain. The selected buffer is biased ON by fast switched current sources that allow the buffer to turn on quickly. D edicated flatness circuits, combined with the open-loop architecture of the AD 8184, keep peaking low (typically $<0.5 \mathrm{~dB}$ ) when driving high capacitive loads, without the need for external
series resistors at the input or output. If better flatness response is desired, an input series resistance $\left(R_{\varsigma}\right)$ may be used (refer to Figure 19), although this will increase crosstalk. The dc gain of the AD 8184 is almost independent of load for $R_{L}>10 \mathrm{k} \Omega$. For heavier loads, the dc gain is approximately that of the voltage divider formed by the output impedance of the mux (typically $28 \Omega$ and $\left.\mathrm{R}_{\mathrm{L}}\right)$.
High speed disable clamp circuits (not shown) at the bases of Q3 and Q4 allow the buffers to turn off quickly and cleanly without dissipating much power once off. M oreover, these clamps shunt displacement currents flowing through the junction capacitances of Q1 and Q2 away from the bases of Q3 and Q4 and to ac ground through low impedances. The two-pole high-pass frequency response of the $T$ switch formed by these clamps is a significant improvement over the one-pole high pass response of a simple series CM OS switch. As a result, board and package parasitics, especially stray capacitance between inputs and outputs, may limit the achievable crosstalk and off isolation.

## LAYOUT CONSIDERATIONS:

Realizing the high speed performance attainable with the AD 8184 requires careful attention to board layout and component selection. Proper RF design techniques and Iow parasitic component selection are mandatory.
W ire wrap boards, prototype boards and sockets are not recommended because of their high parasitic inductance and capacitance. Instead, surface-mount components should be directly soldered to a printed circuit board (PCB). The PCB should have a ground plane covering all unused portions of the component side of the board to provide a low impedance ground path. T o reduce stray capacitance the ground plane should be removed from the area near input and output pins.


Figure 21. Block Diagram and Simplified Schematic of the AD8184 Multiplexer

## AD8184

Chip capacitors should be used for supply bypassing. One end of the capacitor should be connected to the ground plane and the other within $1 / 4$ inch of each power pin. An additional large $(4.7 \mu \mathrm{~F}-10 \mu \mathrm{~F})$ tantalum capacitor should be connected in parallel with each of the smaller capacitors for low impedance supply bypassing over a broad range of frequencies.
Signal traces should be as short as possible. Stripline or microstrip techniques should be used for long (longer than about 1 inch) signal traces. These should be designed with a characteristic impedance of $50 \Omega$ or $75 \Omega$ and be properly terminated at each end using surface mount components.
C areful layout is imperative to minimize crosstalk. Guards (ground or supply traces) must be run between all signal traces to limit direct capacitive coupling. Input and output signal lines should fan out away from the mux as much as possible. If multiple signal layers are available, a buried stripline structure having ground plane above, below and between signal traces will have the best crosstalk performance.
Return currents flowing through termination resistors can also increase crosstalk if these currents flow in sections of the finiteimpedance ground circuit shared between more than one input or output. M inimizing the inductance and resistance of the ground plane can reduce this effect, but further care should be taken in positioning the terminations. Terminating cables directly at the connectors will minimize the return current flowing on the board, but the signal trace between the connector and the mux will look like an open stub and will degrade the frequency response. M oving the termination resistors close to the input pins will improve the frequency response, but the terminations from neighboring inputs should not have a common ground return.

## APPLICATIONS

## A Buffered 4-to-1 Multiplexer

In applications where the output of a multiplexer must drive a back-terminated $75 \Omega$ line ( $R_{L}=75 \Omega+75 \Omega$ ), it is necessary to buffer the output of the AD 8184. In the example in Figure 22 , this is accomplished using the AD 8009 high speed current feedback op amp. The amplifier is configured with a gain of 2 to compensate for the signal halving due to termination at the multiplexer input. T his gives the overall circuit a gain of unity.
If lower speed can be tolerated, a number of other amplifiers can replace the AD 8009 op amp in the above circuit. In general there is a trade-off between bandwidth and power consumption. T able Il summarizes the bandwidth and power consumption characteristics of these op amps.

Table II. Amplifier Options for Multiplexer Buffering

| Op Amp | Comments |
| :---: | :---: |
| AD 8009 | Highest Bandwidth, $(G=+2)=700 \mathrm{M} \mathrm{Hz}, \mathrm{I}_{\mathrm{SY}}=$ 14 mA |
| AD 8001 | Lower Power Consumption, Bandwidth ( $G=+2$ ) $=$ $440 \mathrm{M} \mathrm{Hz}, \mathrm{I}_{\mathrm{SY}}=5 \mathrm{~mA}$ |
| AD 8011 | Lower Power Consumption, Bandwidth ( $G=+2$ ) $=$ $210 \mathrm{MHz}, \mathrm{I}_{\mathrm{SY}}=1 \mathrm{~mA}$ |
| AD 8079 | Fixed Gain Dual Amplifier (2 or 2.2), Bandwidth = $260 \mathrm{M} \mathrm{Hz}, \mathrm{I}_{5 \mathrm{y}}=5 \mathrm{~mA}$ Per Amp |
| AD 8005 | Lowest Power Consumption, Bandwidth $(G=+2)=$ $170 \mathrm{MHz}, \mathrm{I}_{\mathrm{SY}}=400 \mu \mathrm{~A}$ |



Figure 22. A Buffered 4-to-1 Multiplexer

## Color Document Scanner

Figure 23 shows a block diagram of a C olor D ocument Scanner. C harge C oupled D evices (CCDs) find widespread use in scanner applications. A monochrome CCD delivers a serial stream of voltages levels, each level being proportional to the light shining on that cell. In the case of the color image scanner shown, there are three output streams, representing red, green and blue. Interlaced with the stream of voltage levels is a voltage representing the reset level (or black level) of each cell. A C orrelated D ouble Sampler (CDS) subtracts these two voltages from each other in order to eliminate the relatively large offsets common with CCD s.


Figure 23. Color Document Scanner
T he next step in the data acquisition process involves digitizing the three signal streams. Assuming that the analog-to-digital converter chosen has a fast enough sample rate, multiplexing the three streams into a single ADC is generally more economical than using one ADC per channel. In the example shown, we use the AD 8184 as the multiplexer.
Because of its high bandwidth, the AD 8184 is capable of driving the switched capacitor input stage of the AD 9220 without additional buffering. In addition to having the required bandwidth, it is necessary to consider the settling time of the multiplexer. In this case, the ADC has a sample rate of 10 M Hz , which corresponds to a sampling period of 100 ns . T ypically, one phase of the sampling clock is used for conversion (i.e., all levels are held steady) and the other is used for switching and settling to the next channel. A ssuming a $50 \%$ duty cycle, the signal chain must settle within 50 ns . With a settling time to $0.1 \%$ of 15 ns , the multiplexer easily satisfies this criterion.
In the example shown, the fourth (spare) channel of the AD 8184 is used to measure a reference voltage. T his voltage would probably be measured less frequently than the R, $G$ and $B$ signals. M ultiplexing a reference voltage offers the advantage that any temperature drift effects caused by the multiplexer will equally impact the reference voltage and the to-be-measured signals. If the fourth channel is unused, it is good design practice to permanently tie it to ground.

## A $4 \times 4$ Crosspoint Switch

While large crosspoint arrays are best constructed using highly integrated devices such as the AD 8116, $16 \times 16$ crosspoint switch, smaller or irregular sized arrays can be constructed using 4-to-1 multiplexers such as the AD 8184. The circuit below shows a $4 \times 4$ array, constructed using the AD 8184 and buffered using the AD 8079, a dual, fixed gain of 2 or 2.2 , video amplifier.

*AD8079 IS A DUAL, FIXED GAIN OF 2 AMPLIFIER

Figure 24. $4 \times 4$ Crosspoint Switch


Figure 25. AD8184AR Evaluation Board

## EVALUATION BOARD

An evaluation board is available for the AD 8184. It has been carefully laid out and tested to demonstrate the specified high speed performance of the devices. Figure 25 shows the schematic of the evaluation board. F or ordering information, please refer to the Ordering G uide.
Figure 26 shows the silkscreen of the component side and Figure 28 shows the silkscreen of the solder side. Figures 27 and 29 show the layout of the component side and solder side respectively.
The evaluation board is provided with $49.9 \Omega$ termination resistors on all inputs. This is to allow the performance to be evaluated at very high frequencies where $50 \Omega$ termination is most popular. To use the evaluation board in video applications, the termination resistors should be replaced with $75 \Omega$ resistors.
The FR4 board type has the following stripline dimensions: $60-$ mil width, 12 -mil gap between center conductor and outside ground plane "island" and 62-mil board thickness.
The multiplexer output is loaded with a $4.99 \mathrm{k} \Omega$ resistor. For connection to external instruments, an oscilloscope probe adapter is provided. This allows direct connection of an FET
probe to the board. F or verification of data sheet specifications, use of an FET probe is recommended because of its low input capacitance. The probe adapter used on the board has the same footprint as SM A, SM B and SM C type connectors, allowing easy replacement if necessary.
The side-launched SM A connectors on the analog and digital inputs can also be replaced by top-mount SM A, SM B or SM C type connectors. When using top-mount connectors, the stripline on the outside $1 / 8^{\prime \prime}$ of the board edge should be removed with an X -acto blade as this unused stripline acts as an open stub, which could degrade the small-signal frequency response of the multiplexer.
Input termination resistor placement on the evaluation board is critical to reducing crosstalk. Each termination resistor is oriented so that the ground return currents flow counterclockwise to the ground plane "island." Although the direction of this ground current flow is arbitrary, it is important that no two input or output termination resistors share a connection to the same ground "island."


Figure 26. Component Side Silkscreen


Figure 27. Board Layout (Component Side)


Figure 28. Solder Side Silkscreen


Figure 29. Board Layout (Solder Side)

## OUTLINE DIMENSIONS

Dimensions shown in inches and (mm).

## 14-Lead Plastic DIP

( $\mathrm{N}-14$ )


14-Lead SOIC
(R-14)



[^0]:    Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

